

Serial No.: 09/540,591

Examiner: Hsu, Alpus

In the claims:

Please amend the claims as follows:

1 - 5 (Withdrawn)

6. (Currently amended) A bus control module as a terminal stage in a multi-stage distribution system disposed in a signaling server operating as a Signal Transfer Point in a telecommunications network, comprising:

decoding circuitry to decode a framed control signal received from an upstream stage of said multi-stage distribution system;

a status generator receiving a plurality of status signals from at least one line interface card disposed on a bus segment and controlled by said bus control module, said status generator for encoding said status signals in a predetermined frame of a framed serial status bitstream based on control data obtained from said framed control signal; and

NE
a Phase Lock Loop (PLL) module to lock on an incoming system clock signal received from said upstream stage of said multi-stage distribution system, said PLL module generating a copy of said system clock to be provided to said at least one line interface card.

7. (Original) The bus control module as set forth in claim 6, further comprising means to collect a plurality of alarms relating to at least one hardware component disposed in said signaling server, and wherein said alarms are multiplexed into said framed serial status bitstream by said status generator.

8. (Original) The bus control module as set forth in claim 7, wherein said hardware component comprises a fan assembly.

9. (Original) The bus control module as set forth in claim 7, wherein said hardware component comprises a power supply unit.

135673

Page 6

Serial No.: 09/540,591

Examiner: Hsu, Alpus

10. (Original) The bus control module as set forth in claim 7, wherein said hardware component comprises an Ethernet switch.

11. (Original) The bus control module as set forth in claim 6, further comprising a reference clock selector for selecting a reference clock signal provided by said line interface card, said reference clock signal comprising a derived clock signal generated from a telecommunications network signal received at said line interface card.

12. (Original) The bus control module as set forth in claim 11, wherein said derived clock signal has a frequency of 8 KHz.

13. (Original) The bus control module as set forth in claim 11, wherein said telecommunications network signal comprises a DS-0A signal.

14. (Original) The bus control module as set forth in claim 11, wherein said telecommunications network signal comprises a Synchronous Optical Network (SONET) signal.

15. (Original) The bus control module as set forth in claim 11, wherein said telecommunications network signal comprises a T1 signal.

16. (Original) The bus control module as set forth in claim 11, wherein said telecommunications network signal comprises an E1 signal.

17. (Original) The bus control module as set forth in claim 6, further comprising a local time base operating as a standby clock source when said incoming system clock signal received from said upstream stage of said multi-stage distribution system is defective.

18. (Original) The bus control module as set forth in claim 6, wherein said bus segment comprises a Compact Peripheral Component Interconnect (CPCI) bus segment.

135673

Page 7

Serial No.: 09/540,591
Examiner: Hsu, Alpus

19. (Currently amended) A bus control module disposed as a stage in a multi-stage distribution system, comprising:

means for decoding a framed control signal received from an upstream stage of said multi-stage distribution system; and

means for generating a framed serial status bitstream based on control data obtained from said framed control signal, said framed serial status bitstream including status data from a plurality of line interface cards disposed on a bus segment and controlled by said bus control module, wherein said framed serial status bitstream is provided to said upstream stage in a predetermined frame order.

20. (Original) The bus control module disposed as a stage in a multi-stage distribution system as set forth in claim 19, further comprising means for distributing a copy of an incoming system clock signal received from said upstream stage to each of said line interface cards.

21. (Original) The bus control module disposed as a stage in a multi-stage distribution system as set forth in claim 19, further comprising means for selecting a reference clock from a plurality of reference clocks provided by said line interface cards.

22. (Currently amended) A bus control module disposed as a stage in a multi-stage distribution system, comprising:

means for decoding a framed control signal received from an upstream stage of said multi-stage distribution system and, responsive to the decoded framed control signal, for receiving an incoming system clock signal from said upstream stage;
and

means for distributing a copy of an said incoming system clock signal ~~received from said upstream stage to each of~~ a plurality of line interface cards disposed on a bus segment and controlled by said bus control module.

Serial No.: 09/540,591

Examiner: Hsu, Alpus

23. (Original) The bus control module disposed as a stage in a multi-stage distribution system as set forth in claim 22, further comprising means for generating a framed serial status bitstream based on control data obtained from said framed control signal, said framed serial bitstream including status data from said line interface cards, wherein said framed serial status bitstream is provided to said upstream stage in a predetermined frame order.

24. (Currently amended) The bus control module disposed as a stage in a multi-stage distribution system as set forth in claim 22, further comprising means for selecting a reference clock from a plurality of reference clocks provided by said line interface cards and providing the selected reference clock to said upstream stage of said multi-stage distribution system.

25. (New) The bus control module of claim 24, wherein said means for selecting a reference clock is operative to select said reference clock based on said framed control signal.